Abstract
Introduction
The DTMOS operation has attracted lot of interest in CMOS community in the last few years [1] - [3] . The need for such a device arises for low power, high performance applications. There are many ways a DTMOS can be implemented in Very Large Scale Integrated (VLSI) circuits. The foremost being the gate-tied-to-body configuration. As the gate bias changes, the substrate gets forward biased, reducing the threshold voltage of the MOSFET. This, consequently, leads to a higher drive current (I ON ) due to increased available gate overdrive V GT = (V GS −V T ). However, such an implementation cannot be used for supply voltages above the turn-on voltages of the source/drain (S/D) junctions. More importantly, the bulk capacitance of transistor adds to total parasitic capacitance at the input (C IN ), which must be charged by the input signal. Thus, this simple DTMOS implementation can be expected to achieve higher I ON while increasing the C IN , resulting in a degraded circuit speed.
In this work, we propose a novel implementation of DTMOS using EJ-MOSFET that would overcome the speed degradation due to increased C IN in the gate-tied-tobody implementation of DTMOS. The dc as well as transient performance of EJ-MOSFET implementation is compared with the conventional, gate-tied-to-body DTMOS structures using device and circuit simulations.
Electrically Induced Junction MOSFET
For improved short channel performance, shallow S/D extensions (SDE) are required. For short device geometries ultra-shallow junctions are required, which is an active area in CMOS research now. An EJ-MOSFET, which does not rely on doped SDE to counter Short Channel Effects (SCE), has been proposed to improve the short-channel device performance by few researchers [4] - [5] . In such a device, SDE are electrically induced in pchannel region (for nMOSFETs) underneath the side-gates (additional on both sides of main gate, which may be biased [4] or floating [5] ) by maintaining side-gates at a higher potential than the main gate (either using lower work function material for side-gates or using an additional power supply V add >10V) and hence the name EJ-MOSFET. Use of additional gates may complicate the process flow and requirement of additional power supply is even difficult to meet on a high-density chip.
A novel scheme to implement the EJ-MOSFET could be to replace its shallow n + extensions (for nMOSFETs) with longer and low-doped p-regions [6] , which upon application of a gate bias will be more strongly inverted than rest of the p-channel. The inversion layer in these strongly inverted p-regions on both sides of the channel could then act as SDE. In such a device, as shown in Fig.  1 , the effective channel length (L CH ) is lower, compared to a conventional MOSFET in ON-state. This is because the inversion layer in electrically induced junctions, which are longer than n + extensions, acts as shallow extension in the presence of V GS , i.e. L ON <L CH . Whereas, at V G =0 (substrate is kept grounded all through this work, i.e. V GS =V G ), the effective channel length is equivalent to L OFF , as shown in the schematic in Fig. 1 . The Threshold Voltage (V T ) of a short channel MOSFET depends on the channel length via charge sharing phenomena. Since channel length of EJ-MOSFET device depends on gate bias, V T of an EJ-MOSFET device is expected to vary in accordance with applied gate bias, which is beneficial for the DTMOS operation. 
Simulation
ISETCAD [7] process simulator DIOS, device simulator DESSIS, and mesh generator MDRAW have been used for all the energy balance dc and mixed-mode simulations reported in this work. Here we compare the performance of three devices, namely, the conventional device, a DTMOS device that has its substrate tied to gate, and EJ-MOSFET that has been simulated with a few modifications in the channel region of conventional device. The conventional device has a gate length of 120nm and all other technology parameters conform to SIA projections [8] - [9] for this technology node.
Results and Discussion
To simulate n-channel EJ-MOSFET (gate length L G =120nm), first the low-doped regions (p -) have been superimposed by mesh-generation tool on a conventional device structure. In order to optimize the EJ-MOSFET, I ON has been plotted as a function of the length of the EJs with their doping concentration as a parameter in figure 2. As can be seen from Fig. 2 , I ON increases with length of the EJs. This is because L ON decreases for V G >V T as length of EJs increases. I ON also increases with decrease in the doping of EJs as lower the doping, higher will be the inversion layer charge in the EJs, decreasing the series resistance. Figure 4 . Here, V DS has been kept at a low value (=0.05V) and V GS has been ramped from 0 to 1.0V for Conventional and EJ-MOSFET devices. V GS for DTMOS device has been ramped only up to 0.8V in order to prevent turn-on of the substrate-source/drain (S/D) diodes. It is seen from Fig. 4 that DTMOS achieves higher drive currents compared to the EJ-MOSFET and conventional devices, as is expected because of inherently higher transconductance of DTMOS device. The improvement of EJ-MOSFET over conventional device can also be clearly seen in Fig. 4 . Figure 5 shows the same I D −V GS plot on the semi-log scale, which shows that subthreshold currents are nearly identical for all three devices. Figure 6 shows I D -V DS characteristics for three devices at V GS values of 0.3V, 0.6V, and 0.8V. In this simulation, V DS has been ramped from 0 to 1.0V. As is expected from Fig. 4 , I D in Fig. 6 is highest for DTMOS device and lowest for conventional device, for all the three V GS values. Whereas, a close examination of Fig. 6 reveals that EJ-MOSFET also shows improved saturation characteristics, which could be beneficial for analog applications. The improvement is expected from the induced shallow inversion layer acting as SDE. In order to estimate the maximum I ON that can be achieved for a given I OFF value, the three structures are compared for their drive currents at identical I OFF values in Fig. 7 . As can be seen, EJ-MOSFET scores over the conventional MOSFET in terms of better I ON -I OFF performance. This suggests that the on current can be optimized in the case of EJ-MOSFET by a proper design of EJ length and doping concentrations. Thus as far as dc performance is considered DTMOS scores over others e.g. EJ-MOSFET and conventional device. To evaluate the transient performance of these devices, the DESSIS-SPICE interface of ISETCAD [7] has been used for mixed-mode simulations. Firstly, p-channel MOSFETs with identical V T values have been simulated for the three structures following the same simulation strategy as for nMOSFETs. Then circuit schematic shown in Fig. 8 is used to extract the input capacitance of the three CMOS inverters. The n-channel MOSFETs in the inverters have a width (W N ) to length (L N ) ratio (W N /L N ) of 10, whereas width of p-channel transistors (W P ) has been adjusted to make the rise and fall delay values equal (W P /W N =1.5, for all three devices). In Fig. 8 , a voltage pulse (0-V DD ) drives input of the inverter. The unity gain current-controlled-currentsource (CCCS) 'I' is controlled by current flowing through the voltage source 'V'. This current integrated over the rise time of input pulse using a 100fF capacitor 'C' (so that a significant voltage can build up across it), gives C IN of the inverter. C IN values extracted by this method are 5fF, 7.33fF and 4.9fF for conventional, DTMOS (gate-tied-to-body) and EJ-MOSFET devices, respectively. The higher C IN value for DTMOS inverter as compared to conventional inverter is due to additional substrate capacitance that comes in parallel with C IN of conventional inverter. (doping and length), it is possible to modulate its threshold voltage without the associated substrate loading effects.
Conclusions

Future Work
Transient performance of EJ-MOSFET inverter shall be compared with conventional and DTMOS inverters for different transistor sizes and input pulse rise/fall times. Also design of the process to realize EJ-MOSFET is underway.
